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(57)	 ABSTRACT
An imager apparatus and associated starting material are
provided. In one embodiment, an imager is provided includ-
ing a silicon layer of a first conductivity type acting as a
junction anode. Such silicon layer is adapted to convert light
to photoelectrons. Also included is a semiconductor well of a
second conductivity type formed in the silicon layer for acting
as a junction cathode. Still yet, a barrier is formed adjacent to
the semiconductor well. In another embodiment, a starting
material is provided including a first silicon layer and an
oxide layer disposed adjacent to the first silicon layer. Also
included is a second silicon layer disposed adjacent to the
oxide layer opposite the first silicon layer. Such second sili-
con layer is further equipped with an associated passivation
layer and/or barrier.
21 Claims, 5 Drawing Sheets
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PROVIDE FIRST AND SECOND
SILICON MATERIAL
304 -q GROW OXIDE ON THE FIRST AND
SECOND SILICON MATERIAL
306 -q FORM IMPLANT LAYER IN THE
FIRST MATERIAL
308 -Q IMPLANT BARRIER IN THE FIRST
SILICON MATERIAL
310 _q BOND THE FIRST AND SECOND
SILICON MATERIAL
312
	 CHEMICAL-MECHANICAL POLISH
FIRST SILICON MATERIAL
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PERFORM CMOS FABRICATION
316 -q BOND FIRST SILICON MATERIAL
TO GLASS WAFER
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APPARATUS AND METHOD OF
MANUFACTURE FOR AN IMAGER
EQUIPPED WITH A CROSS-TALK BARRIER
RELATED APPLICATION(S)
The present application claims the benefit of a provisional
application filed on Feb. 16, 2006 under application Ser. No.
60/774,123, which is incorporated herein by reference in its
entirety for all purposes.
STATEMENT REGARDING FEDERALLY
SPONSORED RESEARCH OR DEVELOPMENT
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the
provisions of Public Law 96-517 (35 USC 202) in which the
Contractor has elected to retain title.
FIELD OF THE INVENTION
The present invention relates to optical sensors, and more
particularly to imagers.
BACKGROUND
Cross-talk poses a significant problem for imagers (e.g.
CMOS imagers, etc.). Typically, cross-talk may include the
collection of photo-carriers (e.g. electrons, etc.) by imager
pixels other than the one that was supposed to have collected
such photo-carriers. Three types of imager cross-talk typi-
cally include spectral cross-talk, optical cross-talk, and dif-
fusion cross-talk. Such cross-talk typically results in images
with poor contrast, blurring of edges, improper colorpercep-
tion, non-uniform response over a field-of-view, etc.
Elimination of diffusion cross-talk, in particular, requires
the collection of all photo-carriers under the influence of an
electric field. A relatively high epitaxial doping that imagers
typically require, coupled with continuous voltage scaling,
have resulted in imager structures with depletion widths far
smaller than the absorption depths of visible light. Thus, for
the most part, photo-carriers in epitaxial silicon are often
collected at a surface or near-surface p-n junction (or the like)
through diffusion, rather than under the influence of a vertical
electric field. Thus, since diffusion is an omni-directional
process, lateral diffusion typically gives rise to unwanted
diffusion cross-talk.
There is thus a need for addressing these and/or other issues
associated with the prior art.
SUMMARY
An imager apparatus and associated starting material are
provided. In one embodiment, an imager is provided includ-
ing a silicon layer of a first conductivity type acting as a
junction anode. Such silicon layer is adapted to convert light
to photoelectrons. Also included is a semiconductor well of a
second conductivity type formed in the silicon layer for acting
as a junction cathode. Still yet, a barrier is formed adjacent to
the semiconductor well.
In various aspects of the present embodiment, such barrier
may potentially serve to reduce diffusion cross-talk, improve
the funneling of the photoelectrons to the semiconductor
well, etc. As a further option, a passivation layer may be
disposed adjacent to the silicon layer for additionally enhanc-
ing operation of the imager apparatus, etc.
2
In another embodiment, a starting material is provided
including a first silicon layer and an oxide layer disposed
adjacent to the first silicon layer. Also included is a second
silicon layer disposed adjacent to the oxide layer opposite the
5 first silicon layer. Such second silicon layer is further
equipped with an associated passivation layer and/or barrier.
BRIEF DESCRIPTION OF THE DRAWINGS
10	 FIG.1 illustrates a cross-section of an imager apparatus, in
accordance with one embodiment.
FIG. 2A shows an exemplary cross-section of the barrier of
FIG. 1 that is taken along line 2-2 of FIG. 1, in accordance
with another embodiment.
15 FIG. 2B shows another exemplary cross-section of the
barrier of FIG. 1 that is taken along line 2-2 of FIG. 1, in
accordance with yet another embodiment.
FIG. 3 illustrates a method for manufacturing a starter
material and a resultant imager, in accordance with another
20 embodiment.
FIGS. 4A-4H illustrate various stages of processing, in
accordance with the method of FIG. 3.
DETAILED DESCRIPTION
25
FIG. 1 illustrates a cross-section of an imager apparatus
100, in accordance with one embodiment. In the present
embodiment, the imager apparatus 100 may include a back-
illuminated imager. While the imager apparatus 100 shown in
3o FIG. 1 may represent a single imager pixel, it should be note
that an array of such pixels may be provided, in different
embodiments.
Still yet, such imager apparatus 100 may be manufactured
utilizing complimentary metal-oxide semiconductor
35 (CMOS) technology. Of course, however, other types of
imager apparatuses, manufacturing processes, etc. are con-
templated. For example, the imager apparatus 100 may also
take the form of a charge coupled device (CCD) imager.
As shown, an inter-layer dielectric (ILD) 102 is provided
40 which is formed on the silicon wafer. Also included a silicon
layer 104 of a first conductivity type acting as a junction
anode. In use, such silicon layer 104 is adapted to convert
light to photoelectrons. As further shown metal layers 105
may be provided for interconnection of circuits and photo-
45 detectors fabricated on the silicon layer (combined 104, 106,
108). Such metal layers 105 are separated and protected by
the ILD 102. In one optional embodiment, the ILD 102 may
extend a depth of 10 micrometers, or any other desired depth,
for example.
50 Also included is a semiconductor well 106 of a second
conductivity type formed in the silicon layer 104 for acting as
a junction cathode. In one embodiment, the first conductivity
type may include a p-type conductivity, and the second con-
ductivity type may include an n-type conductivity. Of course,
55 other embodiments are contemplated where the first conduc-
tivity type may include an n-type conductivity, and the second
conductivity type may include a p-type conductivity. Still yet,
in one embodiment, the semiconductor well 106 may take the
form of a deep implanted n-well but, of course, may take other
60 forms as well (such as a stacked layers of n-type and p-type
implants, etc.).
Further provided is an implant region 108 of the first con-
ductivity type disposed about the semiconductor well 106 and
just above an oxide layer 110 that resides between the silicon
65 layer 104 and the ILD 102, in the manner shown. Disposed
over the silicon layer 104 is a passivation layer 112 of the first
conductivity type. Such implant region 108 and the passiva-
US 8,089,070 B2
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tion layer 112 may, in one embodiment, be more heavily
doped with respect to the silicon layer 104, for reasons that
will soon become apparent. Further, during use, the passiva-
tion layer 112 may serve a variety of purposes, examples of
which will be set forth hereinafter in the context of different
embodiments.
Disposed over the passivation layer 112 is an anti-reflec-
tionlayer (ARC) 114. Also, one or more color filter layers 116
may be disposed over the anti-reflection layer 114. Again, see
FIG. 1.
Still yet, a barrier 118 of the first conductivity type is
formed in the silicon layer 104 adjacent to the semiconductor
well 106. In the context of the present description, the barrier
118 refers to a structure that is formed, disposed, etc. in any
manner that serves as a barrier, at least in part. In various
embodiments, for example, the barrier 118 may take the form
of one or more posts or pickets, a hollow cylinder, a hollow
rectangular structure, etc. surrounding the semiconductor
well 106. Further, the position, size, shape, etc. of the barrier
118 may deviate from that specifically shown in FIG. 1,
insofar as the aforementioned definition is met.
In FIG. 1, the barrier 118 is shown to extend from the
passivation layer 112 to a point spaced from the implant
region 108. Of course, during operation, an operation region
associated with the barrier 118 may or may not extend com-
pletely to the implant region 108.
During operation, the barrier 118 may or may not serve to
reduce cross-talk (e.g. diffusion cross-talk, etc.) at least in
part, improve the funneling of the photoelectrons to the semi-
conductor well 106, etc. Further, the implant region 108 may
optionally work in conjunction with the barrier 118 for further
reducing cross-talk, directing photoelectrons, etc. Also dur-
ing use, leakage (e.g. dark current, etc.) and/or blue quantum
efficiency (QE) issues may or may not be addressed utilizing
the passivation layer 112, in a manner that will be elaborated
upon hereinafter during reference to different embodiments.
More illustrative information will now be set forth regard-
ing various optional architectures and features of different
embodiments with which the foregoing technique may or
may not be implemented, per the desires of the user. It should
be strongly noted that the following information is set forth
for illustrative purposes and should not be construed as lim-
iting in any manner. Any of the following features may be
optionally incorporated with or without the other features
described.
In one example of use, incident light may pass through the
color filter layers 116, ARC layer 114, and passivation layer
112 before being absorbed in the underlying silicon layer 104.
As mentioned earlier, the silicon layer 104 may include a
low-doped silicon, with a heavily-doped surface (see passi-
vation layer 112) and a heavily-doped deeper silicon barrier
118 that penetrates the silicon layer 104. The photoelectrons
generated in the silicon layer 104 are collected in the reverse-
biased junction (e.g. p-n junction, etc.) formed between the
semiconductor well 106 and the silicon layer 104.
During use, thepassivation layer 112 may serve a variety of
purposes. For example, the passivation layer 112 may serve to
hold the adjacent surface of the silicon layer 104 in accumu-
lation (i.e. at one potential, etc.), thus preventing interface
traps from being electrically active, for passivating them.
Being electrically inactive, the traps are incapable of fully
participating in the thermal dark current generation process,
nor do they fully trap photoelectrons generated near the sur-
face of the silicon layer 104.
4
As a corollary to the above feature, blue light may be
absorbed close to the surface of the silicon layer 104, as a
result of the passivation layer 112. To this end, blue QE is
preserved.
5 Still yet, in various embodiments, the passivation layer 112
may serve to drive photo-carriers into the silicon layer 104
and towards the semiconductor well 106. This may result
from the fact that the passivation layer 112 is "smeared"
during associated thermal processing (which will be
io described later in greater detail) such that the doping is of a
higher concentration at an upper surface and dissipates ther-
ebeneath. Such doping gradient, in turn, creates a vertical
field that drives the photo-carriers in the abovementioned
manner.
15 In the embodiment shown in FIG. 1, the barrier 118 sur-
rounds the semiconductor well 106. By this structure, the
barrier 118 provides potential barriers to lateral electron flow,
preventing lateral diffusion and therefore suppressing diffu-
sion cross-talk, at least in part. In various different embodi-
20 ments, the implant energy and dose of the implant region 108
and barrier 118 may be chosen such that their respective
regions touch each other vertically, providing an enhanced
potential barrier to lateral electron flow. Through the use of
the lower-doped silicon layer 104, semiconductor well 106,
25 barrier 118, and implant region 108; each pixel may be opti-
cally and/or electrically isolated from each other. In addition
to the foregoing features, the barrier 118 may also work in
conjunction with the passivation layer 112 and implant region
108 for further funneling any photo-carriers into the silicon
30 layer 104 and towards the semiconductor well 106.
Thus, any carriers generated in the semiconductor well 106
may, in some embodiments, be collected with 100% (or near
100%) collection efficiency, since the semiconductor well
106 is bounded by the implant region 108, the barrier 118,
35 passivation layer 112, providing a potential barriertoelectron
back-flow out of the semiconductor well 106, etc. To this end,
each pixel may provide 100% (or near 100%) quantum yield
over a wavelength of response, while the top ARC 114 mini-
mizes reflection loss. Together, such features may provide
4o high QE and low pixel-to-pixel cross-talk.
In one possible embodiment, the apparatus 100 may rep-
resent one of a multiplicity of devices that are configured in a
system array. An illustrative example of such system array
may be found with reference to U.S. Patent Application Pub-
45 lication No.: 2006/0076590AI filed Sep. 13, 2005, which is
incorporated herein by reference in its entirety for all pur-
poses. Of course, such exemplary system array is set forth for
illustrative purposes only and should not be construed as
limiting in any manner whatsoever.
50 FIG. 2A shows an exemplary cross-section 200 of the
barrier 118 of FIG.1 that is taken along line 2-2 of FIG. 1, in
accordance with another embodiment. As shown, the barrier
118 is formed in the silicon layer 104 and circumnavigates the
semiconductor well 106. While the barrier 118 of FIG. 2A is
55 shown to be continuous in form and to surround the semicon-
ductor well 106, it should be noted that the periphery of the
barrier 118 may be discontinuous, vary in shape, size, etc.
Further, while a circular shape is illustrated, such shape may
deviate as well. See FIG. 213, for example.
60 FIG. 2B shows another exemplary cross-section 250 of the
barrier 118 of FIG.1 that is taken along line 2-2 of FIG. 1, in
accordance with yet another embodiment. As shown, the
barrier 118 is formed in the silicon layer 104 and circumnavi-
gates the semiconductor well 106. Further, the present barrier
65 118 is shown to be rectangular in shape. Similar to the
embodiment of FIG. 2A, a periphery of the barrier 118 may be
discontinuous, vary in shape, size, etc.
US 8,089,070 B2
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FIG. 3 illustrates a method 300 for manufacturing a starter 	 ing implantation. In another optional embodiment, if barrier
material and a resultant imager, in accordance with another 	 410 is missing, it may be added via masking and selective
embodiment. As an option, the method 300 may be used to	 implantation, thus resulting in the structure of FIG. 4D.
manufacture the imager apparatus 100 of FIG. 1. Further, the 	 With continuing reference to FIG. 3, a CMOS fabrication
definitions provided above may equally apply to the present 5 process is then carried out, per operation 314. In one possible
description.	 embodiment, a bulk CMOS process flow may be used to
As shown, a first silicon material (e.g. device silicon wafer, 	 generate a plurality of CMOS imagers through implantation,
etc.) and  second silicon material (e.g. support/handle silicon	 oxidation, ILD, metal deposition, and/or patterning at the
wafer, etc.) are provided. See operation 302. Thereafter, an 	 wafer level. It should be noted that any bulk CMOS process
oxide is grown on the first and second silicon material, as io may be used. For example, a bulk CMOS process may be
shown in operation 304. In one embodiment, such oxide may 	 optimized for imaging. By this process, various structures
exhibit enhanced purity. FIG. 4A illustrates a first silicon	 may be formed including, but not limited to a deep semicon-
material 402 and a second silicon material 404 each with an 	 ductor well, MOSFETs, capacitors, and/or other devices.
oxide 406 formed thereon. While the oxide 406 is shown to be	 FIG. 4E shows the first silicon material 402 after the afore-
grown on the second silicon material 404, it should be noted 15 mentioned CMOS, where the resultant structure includes a
that such oxide 406 may be omitted in other embodiments. As	 device layer 412 and ILD 414 as shown.
an option, oxide may be grown only on the first silicon mate- 	 In operation 316, the first silicon material is bonded to a
rial 402, only on the second silicon material 404, etc., and	 glass wafer for mechanical support. Further, in operation 318,
such silicon 402, 404 may bond to the oxide (e.g. as in	 the second silicon material is removed, through mechanical
operation 310).	 20 grinding, wet etching, and/or reactive ion etching (RIE), for
Next, in operation 306, an implantation layer is formed in	 example. FIG. 4F illustrates the first silicon material 402
the first silicon material. In one embodiment, a blanket of
	
being bonded to a glass or silicon wafer or other substrate 416,
Boron may be implanted. Of course, other elements may be 	 and FIG. 4G illustrates the second silicon material 404 being
used in other embodiments. In use, much implanted ions are	 removed, at least in part.
adapted to penetrate the oxide grown in operation 304. 	 25	 Thereafter, an ARC layer is deposited. See operation 320
Still yet, in operation 308, a barrier is implanted in the first 	 and item 418 in FIG. 4H. Such ARC layer is capable of
silicon material. Such barrier may take on any form set forth 	 providing improved optical coupling through a suppression
hereinabove. To accomplish this, in accordance with one	 of reflection at the silicon material/oxide (e.g. Si S'0 2, etc.)
embodiment, a wafer may be patterned with photoresist, so 	 interface.
that Boron (or any other element, etc.) may be implanted at 30	 In various embodiments, the quality of the Si SiO2 inter-
the appropriate places, in order to create the barrier structure. 	 face at the exposed back silicon surface may play a role in
As an option, the blanket implantation may be utilized with- 	 short wavelength QE and dark current. An increased number
out necessarily utilizing the barrier.	 of interface traps that is associated with surface damage and
FIG. 4B illustrates the first silicon material 402 with both
	
dangling bonds may cause unwanted potential build up at the
the implantation layer 408 and barriers 410 formed therein. In 35 back-surface that may prevent the photoelectrons generated
one embodiment, the barriers 410 may be implanted to pen- 	 by blue light close to the surface from being collected, wile
etrate 2 micrometers into the first silicon material 402. It	 the density of interface traps may increase the dark current.
should be noted that multiple barriers 410 are shown in FIG.	 Both of these effects may be eliminated by keeping the back
413, since multiple devices are to be formed therein, as well 	 Si SiO2 interface in thermal equilibrium.
will soon be set forth. 	 40	 The foregoing description has set forth only a few of the
Turning now to operation 310, the oxides of the first and 	 many possible implementations. For this reason, this detailed
second silicon material are bonded. In various embodiments, 	 description is intended by way of illustration, and not by way
this may be accomplished utilizing a low heat bonding pro- 	 of limitations. Variations and modifications of the embodi-
cess, or any other desired process, for that matter. Specifi- 	 ments disclosed herein may be made based on the description
cally, in one embodiment, the first and second silicon mate- 45 set forth herein, without departing from the scope and spirit of
rials may undergo low temperature oxide-to-oxide or oxide-	 the present application.
to-silicon bonding, thereby forming a buried oxide structure 	 It is only the following claims, including all equivalents,
with a top layer consisting of the device silicon and the barrier 	 that are intended to define the scope of the various embodi-
structure. As an option, such low temperature bonding may be 	 ments. Moreover, the embodiments described above are spe-
followed by a higher temperature annealing process. 	 50 cifically contemplated to be used alone as well as in various
Next, a CMP, or a lapping and polishing, process if 	 combinations. Accordingly, other embodiments, variations,
employed to reduce a depth of the first silicon material. See 	 and improvements not described herein are not necessarily
operation 312. Such CMP/lapping process may be followed 	 excluded.
by a wet-etch and polish process to generate a silicon layer of	 What is claimed is:
appropriate thickness. FIG. 4C illustrates the first and second 55	 1. An apparatus, comprising:
silicon material 402, 404 bonded to each other, while FIG. 4D 	 • silicon layer of a first conductivity type for acting as a
shows the first silicon material 402 after the aforementioned
	 junction anode, the silicon layer adapted to convert light
CMP.	 to photoelectrons;
It should be noted that the structure of FIG. 4D may be 	 • semiconductor well of a second conductivity type formed
achieved in any desired manner. [For example, a silicon mate- 60	 in the silicon layer for acting as a junction cathode;
rial may be provided with a pure oxide disposed thereon. 	 an implant region of the first conductivity type disposed
Next, the barrier and/or implantation layer may be deposited, 	 about the semiconductor well, the implant region more
after which additional silicon material may be grown over the 	 heavily doped than the silicon layer;
barrier and/or implantation layer. To this end, the structure in 	 an oxide layer disposed directly adjacent to a first side of
FIG. 4C may not necessarily be formed with the barrier 410 65	 the implant region opposite a second side of the implant
and/or implantation layer 408 built-in. In one embodiment, if 	 region directly adjacent to which the silicon layer is
the implantation layer 408 is missing, it may be added utiliz- 	 disposed; and
US 8,089,070 B2
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a barrier separate from the implant region and including a
hollow structure formed in the silicon layer directly and
laterally adjacent to the semiconductor well;
wherein the barrier includes a continuous barrier surround-
ing the semiconductor well and works in conjunction
with the implant region to direct photoelectrons to the
semiconductor well.
2. The apparatus of claim 1, wherein the barrier includes a
substantially circular cross-section.
3. The apparatus of claim 1, wherein the barrier includes a
substantially rectangular cross-section.
4. The apparatus of claim 1, wherein the barrier serves to
reduce cross-talk.
5. The apparatus of claim 1, wherein the barrier serves to
reduce diffusion cross-talk.
6. The apparatus of claim 1, and further comprising a
passivation layer disposed directly and vertically adjacent to
the silicon layer.
7. The apparatus of claim 6, and further comprising an
anti-reflection layer disposed directly adjacent to the passi-
vation layer.
8. The apparatus of claim 7, and further comprising at least
one color filter layer disposed directly adjacent to the anti-
reflection layer.
9. The apparatus of claim 6, wherein the passivation layer
is utilized for preventing interface traps, such that the inter-
face traps are incapable of fully participating in a thermal dark
current generation process.
10. The apparatus of claim 1, wherein the apparatus
includes a back-illuminated imager.
11. The apparatus of claim 10, wherein the imager includes
• charge coupled device (CCD) imager.
12. The apparatus of claim 10, wherein the imager includes
• complimentary metal-oxide semiconductor (CMOS)
imager.
13. The apparatus of claim 1, wherein each of the at least
one barrier is included in each imager pixel.
14. The apparatus of claim 1, wherein each of the at least
one barrier continuously surrounds the semiconductor well to
8
provide a barrier to lateral electron flow for preventing lateral
diffusion and at least partially suppressing diffusion cross-
talk.
15. The apparatus of claim 1, wherein each of the at least
5 one barrier is formed on a first side of the silicon layer oppo-
site a second side of the silicon layer in which the semicon-
ductor well is formed.
16. A starting material, comprising:
a first silicon layer;
10	 an oxide layer disposed adjacent to the first silicon layer;
and
a second silicon layer disposed adjacent to the oxide layer
on a first side of the oxide layer that is opposite a second
side of the oxide layer adjacent to which the first silicon
15	 layer is disposed, the second silicon layer having an
associated passivation layer;
an implantation layer formed in the second silicon layer
including ions adapted to penetrate the oxide layer;
at least one barrier separate from the implantation layer and
20	 including a hollow structure formed in the second silicon
layer; and
a structure formed in each of the at least one barrier, the
structure including one of a deep semiconductor well, a
capacitor, and a metal-oxide-semiconductor field-effect
25	 transistor (MOSFET).
17. The starting material of claim 16, wherein the passiva-
tion layer is disposed directly adjacent to the second silicon
layer.
18. The starting material of claim 16, wherein each of the at
30 least one barrier is disposed directly and laterally adjacent to
the second silicon layer.
19. The starting material of claim 16, wherein the starting
material is adapted for use in the manufacture of an imager.
20. The starting material of claim 16, wherein the first
35 silicon layer includes a support silicon layer.
21. The starting material of claim 16, wherein the second
silicon layer includes a device silicon layer.
